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Abstract
The most extensive research of scaled electronic devices involves the inclusion of quantum effects
in the transport direction as transistor dimensions approach nanometer scales. Moreover, it is
necessary to study how these mechanisms affect different transistor architectures to determine
which one can be the best candidate to implement future nodes. This work implements Source-
to-Drain Tunneling mechanism (S/D tunneling) in a Multi-Subband Ensemble Monte Carlo (MS-
EMC) simulator showing the modification in the distribution of the electrons in the subbands, and,




The study of alternative technical approaches for electronic devices is necessary to fulfill
the requirements of power consumption, delay time and scalability demanded by ITRS [1].
Currently, there are two main work trends on the simulation of semiconductor processes and
devices. The first one is the study of quantum effects in the nanometric dimensions of the
conventional devices. The second one is mainly focused on novel engineering solutions to
create improved device architectures.
The inclusion of quantum effects in the transport direction is mandatory when the dimen-
sions of the electronic devices are reduced. In particular, Source-to-Drain tunneling (S/D
tunneling) allows electrons to go through the potential barrier instead of rebound from it.
When this quantum effect is taken into account, the height of the potential barrier is modified
increasing the subthreshold current. Moreover, this phenomenon introduces noise because
the number of affected electrons has a random nature. A ballistic non-equilibrium Green’s
Function (NEGF) approach has demonstrated that S/D tunneling is a scaling limit due to
the reasons mentioned above [2]. In addition, it will distort the MOSFET operation at
transistor channel lengths around 3nm [3]. This phenomenon is of special interest when the
operation regime is near-threshold because the leakage current increases and Vth decreases
[4].
At the same time, different technological architectures are proposed to overcome the
limitations of conventional planar devices [5, 6]. For this reason, new transistor architectures
based on multiple gates [7] are replacing standard technology as a way to keep short channel
effects (SCEs) under control. Furthermore, the increased electrostatic confinement provided
by multiple gates relaxes the manufacturing constraints in comparison to conventional planar
devices. For example, a channel thickness (TSi) is required to be one fourth of the channel
length to guarantee acceptable short-channel effects in SOI technology. However, extremely
thinner TSi can represent a critical parameter in the fabrication of electronic devices as they
are scaling down. This critical TSi of a double gate transistor is approximately twice as wide
as TSi of a single-gate device with the same short-channel properties. It therefore alleviates
the fabrication problem. If we consider a double gate device, these gates can be oriented
horizontally, Double-Gate Silicon-On-Insulator (DGSOIs), or vertically, FinFETs. Ideally,
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both channels are activated simultaneously and feature identical characteristics. The gates
are parallel to the standard wafer orientation for DGSOIs whereas they are perpendicular
in FinFETs as depicted in Figure 1. It should be highlighted that the FinFET is a 3D
structure whereas our MS-EMC simulator makes use of a 2D description. However, it was
demonstrated that FinFETs with a big enough aspect ratio show similar behavior in all
transport regimes when 2DMS-EMC, which consider infinite fin height, and other 3D codes
are used [8].
This work presents a meticulous comparison between DGSOIs and FinFETs by means of
a Multi-Subband Ensemble Monte Carlo (MS-EMC) simulator when S/D tunneling mech-
anism is taken into account. It will be shown the influence of the orientation on the S/D
tunneling and, consequently, on the device characteristics.
The outline of this work is as follows. Section II gives an overview of the code devel-
oped to carry out our research, where the starting point simulation frame and the S/D
tunneling algorithm are accurately described. Subsequently, the results and discussions are
summarized in Section III. Finally, the conclusions of this paper are summed up in Section
IV.
II. SIMULATION SET-UP
Our MS-EMC simulator is based on the mode-space approach of quantum transport [9].
The device structure is divided into slices along the confinement direction where the 1D
Schrödinger equation is solved, whereas the 2D Bolzmann Transport Equation (BTE) is
solved in the transport plane as showed in Figure 1. Both equations are coupled to the 2D
Poisson equation to keep the self-consistency of the solution. This simulator has already
demonstrated its capabilities studying different advanced nanodevices [10–13]. The main
advantage of this tool against NEGF approach is the reasonable computational time when
scattering mechanisms and quantum effects on the ultrascaled devices are taken into account.
In addition, the fundamentals of the free-flight technique of an electron used in Monte
Carlo algorithms are based on the stochastic and ergodicity processes. It calculates the
positions of each electron in the transport direction after a random flight time which finishes
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because of the random choice of a scattering event. After each flight, the new position and
transport properties of the electrons are calculated. Depending on the carrier location and
energy, our algorithm estimates the probability of undergoing a tunnel process. For this
reason, another advantage of the MS-EMC simulator is the ability to switch on and off the
tunneling process as it is included in a separate routine after each iteration.
The model employed here to include the S/D tunneling is an extension of the non-local
band-to-band tunneling (BTBT) algorithm [14]. In that work, the same classical path
and tunneling probability were considered, whereas the starting and ending point in the
tunneling path belong to Valence and Conduction Band, respectively. The main advantage
of this method is that, once it has been implemented in the simulator, it is possible to
extend it from the study of BTBT to that of S/D tunneling because the description of both
mechanisms is based on the same assumptions.
In this work, the performance of DGSOI and FinFET devices is analyzed when S/D
tunneling is included in order to determine its impact. The considered confinement direction
of these devices on standard wafers changes between (100) for planar DGSOIs and (01̄1)
for vertical FinFETs, and <011> for the transport direction as depicted in Figure 1. The
differences in the confinement direction modify the electron distribution in the subbands,
and, consequently, the potential profile. The carrier transport effective mass is also modified
[15]. Table I summarizes the masses of each device and Table II shows their numerical values.
Where ml = 0.916m0 and mt = 0.198m0 are the longitudinal and transversal effective
masses in silicon, respectively, m0 is the electron free-mass, mx is the transport mass, mz
is the confinement mass, and ∆2 and ∆4 represent the degeneration factors of each valley.
Moreover, the lower energy subband changes from ∆2 in DGSOI to ∆4 in FinFET.
These devices have been parametrized for gate lengths ranging from 5 nm to 20 nm. The
rest of the technological parameters remains constant, channel thickness TSi= 3 nm, gate
oxide with Equivalent Oxide Thickness EOT= 1 nm and metal gate work function of 4.385
eV.
The position and energy of each electron are calculated after each free-flight as described
above. In a semiclassical approximation, if the total energy of this electron is lower than
the potential barrier at this position, the electron must undergo a backscattering. When
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S/D tunneling is taken into account, there is a probability for the electron to go through
the barrier. There are two steps to determine that probability at a specific energy.









2m∗tr(Ei(x) − E) dx
}
(1)
where a and b are the starting and ending points, E and m∗tr are the energy and transport
effective masses of the electron, respectively, and Ei(x) the energy of the i-th subband.
This approximation has already been used to study this phenomenon in other electron
devices [17]. Our MSB-EMC simulator offers a detailed description of the subband structure.
Consequently, Tdt has been calculated for each electron keeping in mind the minimum energy
of its subband instead of the Conduction Band [18].
In that point, several assumptions have been considered after each integration step to
enhance the calculation of Tdt and to reduce the computational effort. The exact starting and
ending points in the tunneling path are calculated to evaluate Tdt. In addition, a maximum
tunneling rejection length is also introduced (Lmax). If the tunneling length of an electron
from the starting point to a specific integration step is higher than Lmax, the calculation of
Tdt stops. Lmax has been chosen herein at Lmax= 10 nm because Tdt decreases substantially
for higher lengths. It remains constant regardless of the channel length.
Secondly, a rejection technique is used to determine whether the particle will tunnel or
not. A uniform distributed random number rdt is generated and compared to Tdt. On the
one hand, if rdt > Tdt, the electron will turn back with vx = −vx. On the other hand, if
rdt ≤ Tdt, the electron will go through the barrier.
Subsequently, if the electron undergoes a tunnel process, it is required to find the most
probable tunneling path to completely determine its new position. The motion inside the
barrier obeys Newton mechanics considering an inverted potential profile and ballistic trans-
port [19]. This classical trajectory could be found by the following steps [4] as shown in
Figure 2. Firstly, a pseudo-particle is placed at the starting point a with zero kinetic energy
(Figure 2(b)). It is assumed that this particle is going to exit the barrier with the same
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transport properties. Consequently, its flight direction is maintained before starting its mo-
tion. It is also marked to force a ballistic transport inside the barrier. Then, it accelerates





where ξ is the electric field. Lastly, it reaches the ending point b (Figure 2(d)). Thereafter,
the particle recovers its transport properties.
III. RESULTS AND DISCUSSION
A set of simulations at low bias condition has been performed to determine the importance
of S/D tunneling on each device. The modifications in the energy profile of the lower energy
subbands and the carrier transport effective mass caused by the difference in the confinement
directions are shown in Figure 3 and 4, respectively. Both devices present similar energy
profiles but the lower energy subband changes from ∆2 in DGSOIs to ∆4 in FinFETs (Figure
3). This change modifies the distribution of the population and the effective transport mass
in the subbands. Moreover, Figure 3 shows the increase of the potential barrier when S/D
tunneling is considered because of the existence of electrons located inside the potential
barrier.
The average effective transport mass of the electrons as a function of the total energy
and the total population which undergoes this tunnel process is higher in the FinFET than
in the DGSOI as depicted in Figure 4. These values correspond to mx of the fundamental
valleys in Table II. It is also represented in Figure 4 the lower energy profile of the less
populated valleys: ∆2 in FinFET, and ∆4 in DGSOI. The average effective mass in these
non-fundamental subbands decreases for the FinFET whereas it increases for the DGSOI.
Despite this, the average effective mass continues being higher for the less populated valley
in FinFET than in DGSOI.
As a result, assuming similar energy profile (Figure 3), which means similar tunneling
length at a specific starting point a, the higher is the value of m∗tr in the fundamental valley




the non-fundamental valley is higher in the DGSOI than in the FinFET, whereas the energy
profile remains constant between both valleys. However, the reduction of the population in
this valley decreases the number of particles involved in S/D tunneling. For these reasons,
the FinFET reduces its effectiveness of the tunnel phenomenon compared to the DGSOI
one.
The higher Tdt, the higher the probability of an electron undergoing S/D tunneling for
the same energy. It therefore increases the number of particles affected by S/D tunneling
for the DGSOI than for the FinFET. This effect is shown in Figure 5 where the electron
distribution in arbitrary units from the fundamental subband as a function of total energy
is represented.
Electrons with reduced energy must go through longer tunneling paths. When its length is
similar to 10nm, which corresponds to LG in Figure 5, the population decreases substantially.
That is the reason why the maximum tunneling rejection length has been chosen at 10nm.
The same effect is also shown in the percentage of electrons near the potential barrier
affected by S/D tunneling respect to the total number of electron with lower energy than
the top of the barrier in the same region, which is higher for DGSOI (Figure 6 top) than
for FinFET (Figure 6 bottom). In addition, there is a maximum of this percentage for the
FinFET due to a reduced height of the potential barrier. When VGS increases, the height
of the potential barrier decreases causing the enhancement of the thermionic current. It
therefore induces the reduction of the number of electrons near the potential barrier with
lower energy. It is necessary to highlight that the change in the channel length modifies
the tunneling length and, consequently, Tdt. For this reason, the number of particles that
suffer S/D tunneling increases when the devices are scaling down. By way of contrast, the
maximum percentage appears in DGSOI devices but it is shifted to higher gate voltages
(not shown).
This quantum effect produces a noticeable modification of the ID − VGS characteristics
(Figure 7). Despite the increase of the potential barrier when S/D tunneling is included
(Figure 3), a higher current level is observed. The number of electrons that flows from
source to drain is higher because of the possibility of tunneling through the barrier. This
increase is also exacerbated when the devices are scaled down. As it is shown, the influence
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of the S/D tunneling is lower in the FinFET (Figure 7 bottom) compared to DGSOI (Figure
7 top).
The inclusion of tunneling introduces an important reduction in the threshold voltage
(Vth) as it is shown in Figure 8. Due to the reduced number of particles affected by this
phenomenon in the FinFET compared to the DGSOI, the shift of the Vth is smaller in the
vertical device than in the horizontal one. This effect is amplified in both devices as the
channel length is reduced.
The impact of the S/D tunneling on the electrostatics can be observed in Figure 9 where
the threshold voltage variation (∆Vth) between a simulation with and without taking it into
account is shown. This difference is also aggravated for reduced LG because the influence of
this quantum effect in the electrostatics is lower in the FinFET.
IV. CONCLUSIONS
This work presents the implementation of S/D tunneling in a MSB-EMC simulator for the
study of its impact in DGSOIs and FinFETs. Our simulations show important differences
fully caused by the change in the confinement directions in both DGSOIs and FinFETs
when S/D tunneling is taken into account due to the electron distribution and the variation
of transport effective mass. Nevertheless, FinFET devices show less degradation in their
subthreshold characteristics, and therefore are better candidates to implement future nodes,
especially for ultra-low power applications.
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Figure 1: DGSOI and FinFET structures analyzed in this work. 1D Schrödinger equation is solved
for each grid point in the transport direction and BTE is solved by the MC method in the transport
plane.
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Figure 2: Representation of the tunneling model: The potential barrier (a) is inverted and the
particle is placed at the starting point a (b), it follows a classical path obeying Newton’s second
law of motion (c) until it reaches the ending point b (d).
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Figure 3: Energy profile of the lowest energy subband in the 10nm device for DGSOI (valley ∆2)
and FinFET (valley ∆4) with and w/o S/D tunneling with VGS = 0.6V and VDS = 100mV .
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Figure 4: Average effective mass of the electron distribution with the lower energy subband of the
valley ∆2 (solid) and of the valley ∆4 (dashed) as a function of the total energy and the total
population in the 10nm device including S/D tunneling for DGSOI (top) and FinFET (bottom)
with VGS = 0.6V and VDS = 100mV .
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Figure 5: Electron distribution in arbitrary units in the lower energy subband as a function of total
energy in the 10nm device including S/D tunneling for DGSOI (top) and FinFET (bottom) with
VGS = 0.6V and VDS = 100mV .
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Figure 6: Percentage of electrons near the potential barrier affected by S/D tunneling respect to
the total number of electron with lower energy than the top of the barrier in the same region as a
function of LG at low drain bias for DGSOI (top) and for FinFET (bottom).
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Figure 7: IDvs.VGS as a function of LG at low drain bias with and w/o considering S/D tunneling
for DGSOI (top) and FinFET (bottom).
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Figure 8: Threshold voltage (Vth) for FinFETs and DGSOIs as a function of LG at low bias
condition and Tsi = 3nm with and w/o considering S/D tunneling.
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Figure 9: Difference between the threshold voltage (∆Vth) of a simulation considering S/D tunneling
and w/o taking it into account as a function of LG for DGSOIs and FinFETs at low drain bias
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Table I: Effective mass in silicon for DGSOI and FinFET devices studied in this work where mx is
the transport mass and mz is the confinement mass.
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Device Valley mx my mz
DGSOI ∆2 0.198 0.198 0.916
(100)<011> ∆4 0.326 0.557 0.198
FinFET ∆2 0.198 0.916 0.198
(01̄1)<011> ∆4 0.557 0.198 0.326
Table II: Numerical values of effective mass in silicon for DGSOI and FinFET devices studied in
this work where mx is the transport mass and mz is the confinement mass.
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